Questa Formal Verification

Материал из CADprofi
Перейти к: навигация, поиск

Questa Formal Verification (син. 0-In Formal Verification, 0-In CheckerWare, 0-In Assertion Synthesis)  (разработчик: Mentor Graphics) — tool complements simulation-based RTL design verification by analyzing all possible behaviors of the design to detect any reachable error states. This exhaustive analysis ensures that critical control blocks work correctly in all cases and locates design errors that may be missed in simulation.

Ссылки

Администрирование